


## DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs

### General Description

The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits to drive common cathode type LED displays directly.

### Connection Diagram



Order Number DM9368N  
See NS Package Number N16E

Pin Name	Description
A0-A3	Address (Data) Inputs
RBO	Ripple Blanking Output (Active Low)
RBI	Ripple Blanking Input (Active Low)
a-g	Segment Drivers-Outputs
LE	Latch Enable Input (Active Low)

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions

Symbol	Parameter	DM9368			Units
		Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage	2			V
V <sub>IL</sub>	Low Level Input Voltage			0.8	V
I <sub>OH</sub>	High Level Output Current		-80		μA
I <sub>OL</sub>	Low Level Output Current <del>RBO</del>			3.2	mA
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C
t <sub>s(H)</sub>	Setup Time High A <sub>n</sub> to L <sub>E</sub>	30			ns
t <sub>h(H)</sub>	Hold Time HIGH A <sub>n</sub> to L <sub>E</sub>	0			ns
t <sub>s(L)</sub>	Setup Time LOW A <sub>n</sub> to L <sub>E</sub>	20			ns
t <sub>h(L)</sub>	Hold Time LOW A <sub>n</sub> to L <sub>E</sub>	0			ns
t <sub>w(L)</sub>	L <sub>E</sub> Pulse Width LOW	45			ns
I <sub>OH</sub>	Segment Output HIGH Current	-16		-22	mA
I <sub>OL</sub>	Segment Output LOW Current	-250		250	μA

## Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -12 mA			-1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max, V <sub>IL</sub> = Max	2.4	3.4		V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max, V <sub>IH</sub> = Min		0.2	0.4	V
I <sub>I</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			1	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.4V			40	μA
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V			-1.6	mA
I <sub>os</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)	-18		-57	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max, Outputs Open, Data & Latch Inputs = 0V			67	mA

Note 1: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Note 2: Not more than one output should be shorted at a time.

## Switching Characteristics

V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C (See Section 1 for Waveforms and Load Configurations)

Symbol	Parameter	C <sub>L</sub> = 15 pF R <sub>L</sub> = 100Ω		Units
		Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A <sub>n</sub> to a-g		50 75	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LE to a-g		70 90	ns

## Functional Description

The '68 is a 7-segment decoder driver designed to drive 7-segment common cathode LED displays. The '68 drives any common cathode LED display rated at a nominal 20 mA at 1.7V per segment without need for current limiting resistors.

This device accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7-segment display. It has a hexadecimal decode format which produces numeric codes "0" thru "9" and alpha codes "A" through "F" using upper and lower case fonts.


Latches on the four data inputs are controlled by an active LOW latch enable LE. When the LE is LOW, the state of the outputs is determined by the input data. When the LE goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. The LE pulse width necessary to accept and store data is typically 30 ns which allows data to be strobed into the '68 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage.

Another feature of the '68 is that the unit loading on the data inputs is very low (-100 μA Max) when the latch enable is

HIGH. This allows '68s to be driven from an MOS device in multiplex mode without the need for drivers on the data lines.

The '68 also has provision for automatic blanking of the leading and/or trailing edge zeros in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice. In an eight digit mixed integer fraction decimal representation, using the automatic blanking capability, 0060.0300 would be displayed as 60.03. Leading edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBI) of the next lower stage device. The most significant decoder stage should have the RBI input grounded; and since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar procedure for the fractional part of a display will provide automatic suppression of trailing edge zeros. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve pulse duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL or DTL gates.

## Logic Symbol



## Truth Table

BINARY STATE	INPUTS					OUTPUTS							DISPLAY	
	$\bar{L}E$	$\bar{RBI}$	A3	A2	A1	A0	a	b	c	d	e	f	g	$\bar{RBO}$
-	H	*	X	X	X	X	L	L	L	L	L	L	H	STABLE
0	L	L	L	L	L	L	L	L	L	L	L	L	L	BLANK
0	L	H	L	L	L	H	H	H	H	H	H	H	H	0
1	L	X	L	L	L	H	L	H	L	L	L	L	H	1
2	L	X	L	L	H	L	H	H	L	H	L	H	H	2
3	L	X	L	L	H	H	H	H	L	L	H	H	H	3
4	L	X	L	H	L	L	H	H	L	L	H	H	H	4
5	L	X	L	H	L	H	L	H	H	L	H	H	H	5
6	L	X	L	H	H	L	H	L	H	H	H	H	H	6
7	L	X	L	H	H	H	H	H	L	L	L	L	H	7
8	L	X	H	L	L	H	H	H	H	H	H	H	H	8
9	L	X	H	L	L	H	H	H	L	L	H	H	H	9
10	L	X	H	L	H	L	H	H	L	H	H	H	H	10
11	L	X	H	L	H	H	L	L	H	H	H	H	H	11
12	L	X	H	H	L	H	L	L	H	H	H	L	H	12
13	L	X	H	H	L	H	L	H	H	H	L	H	H	13
14	L	X	H	H	L	H	H	L	L	H	H	H	H	14
15	L	X	H	H	H	H	H	L	L	L	H	H	H	15
X	X	X	X	X	X	X	L	L	L	L	L	L	L	BLANK

TL/F/9796-8


\*The  $\bar{RBI}$  will blank the display only if a binary zero is stored in the latches.

\*\*The  $\bar{RBO}$  used as an input overrides all other input conditions.

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial




TL/F/9796-4

## Logic Diagram



TL/F/9796-3


## Numerical Designations



TL/F/9796-5

## Parallel Data Display System with Rripple Blanking

Common Cathode LED Display




TL/F/9796-6

■ 6501122 0086768 363 ■

## Display Demultiplexing System with Ripple Blanking

Common Cathode LED Display




Note: Digit address data must be non-overlapping. Standard TTL decoders like the 9301, 9311, 7442 or 74155 must be strobed, since the address decoding glitches could cause erroneous data to be strobed into the latches.

TL/F/9796-7

# DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs

## Physical Dimensions inches (millimeters)



16-Lead Molded Dual-In-Line Package (N)

Order Number DM9368N

NS Package Number N16E

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor  
Corporation  
1111 West Bardin Road  
Arlington, TX 76017  
Tel: 1(800) 272-9959  
Fax: 1(800) 737-7018

National Semiconductor  
Europe  
Fax: (+49) 0-180-530 85 86  
Email: cnjwge@evm2.nsc.com  
Deutsch Tel: (+49) 0-180-530 85 85  
English Tel: (+49) 0-180-532 78 32  
Français Tel: (+49) 0-180-532 93 58  
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor  
Hong Kong Ltd.  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

National Semiconductor  
Japan Ltd.  
Tel: 81-043-299-2309  
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.