


August 2000

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Presettable Synchronous 4-Bit Up/Down Counters

CD54/74HC/HCT4510 BCD Decade Counter, Asynchronous Reset CD54/74HC/HCT4516 4-Bit Binary Counter, Asynchronous Reset

Type Features:

- Synchronous counting and asynchronous loading
- Look-ahead carry for high-speed counting

The CD54/74HC/HCT4510 presettable BCD up/down counter and the CD54/74HC/HCT4516 presettable binary up/down counter consist of four synchronously clocked D-type flip-flops (with a gating structure to provide T-type flip-flop capability) connected as counters. These counters can be cleared by a high level on the Master Reset line, and can be preset to any binary number present on the preset inputs by a high level on the Preset Enable line. The 4510 will count out of non-BCD counter states in a maximum of two clock pulses in the up mode, and a maximum of four clock pulses in the down mode.


If the Carry-In input is held low, the counter advances up or down on each positive-going clock transition. Synchronous cascading is accomplished by connecting all clock inputs in parallel and connecting the Carry-Out of a less significant stage to the Carry-In of a more significant stage.

The 4510 and 4516 can be cascaded in the ripple mode by connecting the Carry-Out to the clock of the next stage. If the Up/Down input changes during a terminal count, the Carry-Out must be gated with the clock, and the Up/Down input must change while the clock is high. This method provides a clean clock signal to the subsequent counting stage. (See Fig. 5.)

The CD54HC/HCT4510 and the CD54HC/HCT4516 are supplied in 16-lead ceramic dual-in-line frit-seal packages (F suffix). The CD74HC/HCT4510 and the CD74HC/HCT-4516 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
 Standard outputs 10 LSTTL loads
 Bus driver outputs 15 LSTTL loads
- Wide operating temperature range: CD74HC/HCT: -40 to +85° C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- CD54HC/CD74HC types: 2 to 6 V operation High noise immunity: N_{IL}=30%, N_{IH}=30% of V_{CC}; @ V_{CC}=5 V
- CD54HCT/CD74HCT types: 4.5 to 5.5 V operation Direct LSTTL input logic compatibility V_{IL}=0.8 V max., V_{IH}=2 V min. CMOS input compatibility I_I≤1 μA @ V_{OL}, V_{OH}



TERMINAL ASSIGNMENT




Fig. 1 - Logic diagram for HC/HCT4510.

TRUTH TABLE

CL	CI	U/D	PE	MR	ACTION
х	н	Х	L	L	NO COUNT
	L	н	L	L	COUNT UP
	L	L	L	L	COUNT DOWN
x	×	×	н	L	PRESET
X	x	x	x	н	RESET

X = Don't Care H = High Voltage Level L = Low Voltage Level




Fig. 2 - Logic diagram for HC/HCT4516.




Fig. 3 - Logic diagram of flip-flops for HC/HCT4510/4516.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (Vcc):	
(Voltages referenced to ground)	0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC}$ +0.5 V) .	±20 mA
DC OUTPUT DIODE CURRENT, lok (FOR Vo < -0.5 V OR Vo > Vcc +0.5 V	V)±20 mA
DC DRAIN CURRENT, PER OUTPUT (Io) (FOR -0.5 V < Vo < Vcc +0.5 V))
DC Vcc OR GROUND CURRENT (Icc)	±50 mA
POWER DISSIPATION PER PACKAGE (Pp):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T _A = +60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F,H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F,H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F,H	55 to +125° C
PACKAGE TYPE E,M	
STORAGE TEMPERATURE (Tstg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	UNITS	
CHARACTERISTIC	MIN.	MAX.	ONITS
Supply-Voltage Range (For T _A =Full Package Temperature Range)			
Vcc:*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	٧
DC Input or Output Voltage, V _I , V _O	0	Vcc	V
Operating Temperature, T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t,tf:			
at 2 V	0	1000	
at 4.5 V	0	500	ns
at 6 V	0	400	

^{*}Unless otherwise specified, all voltages are referenced to Ground.

STATIC ELECTRICAL CHARACTERISTICS

			CD74	HC45	10/45	16/C	D54H(C4510	/4516	3	}	CD74HCT4510/4516/CD				D54H											
			EST	is		C/54I	- 1	74H TYP	- 1	54H TYP		TEST	IS	74HCT/54H		74HCT/54HCT TYPES		- 1		1			74H TYF				
CHARACTERISTI	C	ν,	ło	Vcc	•	-25° C		-40 +85		-5: +12:		V ₁	V∝	,	+25°C			0/ 5°C	-55/ +125°C		UNITS						
		v	mA	٧	Min	Тур	Max	Min	Max	Min	Mex	v	٧	Min	Тур	Max	Min	Max	Min	Max							
High-Level				2	1.5	_	_	1.5	=	1.5	_		4.5														
input Voltage	V _{IH}			4.5	3.15	_	_	3.15		3.15		_	to	2	-	-	2	-	2	-	٧						
				6	4.2	<u> </u> –		4.2		4.2	<u> -</u>		5.5	<u> </u>													
Low-Level				2	-	<u> -</u>	0.5	_	0.5	_	0.5		4.5					Į	[
Input Voltage	VIL			4.5	=	_	1.35	_	1.35	_	1.35	_		to -	-	0.8	-	0.8	-	0.8	٧						
				6	-	-	1.8	_	1.8	-	1.8		5.5	-	<u> </u>			-	_								
High-Level		ViL		2	1.9	-	<u> - </u>	1.9	=-	1.9	-	VıL					١.,		١								
Output Voltage	VoH	or	-0.02	4.5	4.4	-	 -	4.4	-	4.4	-	or	4.5	4.4	-	-	4.4	-	4.4	-	٧						
CMOS Loads		ViH		6	5.9	-	-	5.9	_	5.9	-	VIH	-	-	-	┼	-	-	-	├─							
TTL Loads		ViL	-4	4.5	3.98	-	+	3.84	-	3.7	-	or V _I L	4.5	3.98	i	_	3.84	_	3.7	_	v						
I I L Loads		Or Vin	-5.2	6	5.48	+	+=	5.34	一	5.2	 -	V _{IH}	4.5	3.98	-	-	3.04	1		_	1						
Low-Level		ViL	-5.2	2	3.40	+=	0.1	5.54	0.1	3.2	0.1	VIL	╆	+	+-	+-	\vdash	+	+-	+-							
Output Voltage	Vol	or	0.02	4.5	+=	+-	0.1	+=	0.1	+=	0.1	or	4.5	_	_	0.1	_	0.1	_	0.1	v						
CMOS Loads	V OL	VIII	0.02	6	1	-	0.1	-	0.1	-	0.1	V _{IH}	1.0			•	}			1	'						
OMOG LOGG		VIL		+	+-		1	 	1	+	1	VIL	\vdash	+	†	+		+	+	†	-						
TTL Loads		or	4	4.5	-	+=	0.26	-	0.33	1-	0.4	or	4.5	_	_	0.26	s _	0.33	-	0.4	V						
		VIH	5.2	6	1_	1_	0.26	1-	0.33	1-	0.4	V _{IH}															
Input Leakage												Any						1									
Current	l,	Vcc									1	Voltage	5.5				1 _	1.		±1	μА						
		or		6	-	-	±0.1	-	±1	-	±1	Between	3.5	-	-	±0.	' -	±1	-	= '	μ^						
		Gnd		L								Vcc & Gnd															
Quiescent -		Vcc										Vcc															
Device Current	lcc	or	0	6	-	-	8	-	80	-	160	or	5.5	i -	-	8	-	80	-	160	μA						
		Gnd		\perp	\perp							Gnd	\perp		\bot	\perp	1	\bot			ļ						
Additional													4.5	5													
Quiescent Device												V _{cc} -2.1	to	1	100	0 36	o _	- 45	o ~	490	μA						
Current per input													5.	- 1													
pin: 1 unit load	Δlcc																				1						

^{*}For dual-supply systems theoretical worst case (V_{t} = 2.4 V_{t} V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
P0-P3	0.75
MR	1.5
U/D, PE, CI	1
СР	1.25

^{*}Unit Load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25° C.

SWITCHING CHARACTERISTICS (Vcc=5 V, Tx=25°C, Input tr,tr=6 ns)

				TYPICAL	VALUES		
CHARACTERISTIC		C _L (pF)	45	510	45	16	UNITS
			HC	HCT	нс	HCT	
Propagation Delay:							
CP to Qn	tech, tehn	15	18	21	18	21	
CP to CO	telm, tem	15	22	24	22	24	
PE to Qn	telm, teml	15	21	22	21	22	
PE to CO	tplH, tpHL	15	25	28	25	28	ns
MR to Qn	tenc	15	18	18	18	18	
MR to CO	t _{PLH}	15	20	20	20	20	
CI to CO	трен, трне	15	10	13	10	13	
Power Dissipation Capacitance	Сро*		59	65	68	72	ρF

^{*}C_{PD} is used to determine the dynamic power consumption, per package.

 $P_D = C_{PD} V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_o)$ where $f_i = input$ frequency

fo = output frequency

C_L = output load capacitance


V_{cc} = supply voltage.

PRE-REQUISITE FOR SWITCHING FUNCTION


								LIM	ITS						
		TEST	25°C -40°C to +85°C									-55° C to +125° C			
CHARACTERIST	IC	CONDITIONS	нс		Н	HCT		74HC		74HCT		54HC		ICT	UNITS
		Vcc (V)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
Pulse Width:		2	80		_	_	100	-	_	_	120	-		_	
CP	tw	4.5	16	—	16	-	20	-	20	-	24	—	24	-	}
		6	14				17			<u> </u>	20		-	-	
		2	100	-	Γ-	_	125		_	_	150	-	Γ-	T -	1
MR	tw	4.5	20	-	20		25		25	-	30	-	30	_	
		6	17	<u>L</u>	<u> </u>		21			-	26	-	-	-	
	-	2	80	T-	T —	-	100		-	-	120	_	<u> </u>	1=	1
PE	tw	4.5	16	-	16		20	-	20	-	24	_	24	-	
		6	14	-	-	_	17	-	-	-	20	-	-	-	l
Setup Time,	tsu	2	100	_	T -	T-	125	_	T -	T —	150	T	_	T-	1
Pn to PE,		4.5	20	_	20	-	25	_	25	-	30	-	30	_	ns
CI to CP		6	17) —	-	-	21	—	—	-	26	-	_	1 -	
Hold Time,	t _H	2	3	_	_	T -	3	_	T —	T-	3	1-	_	_	1
Pn to PE		4.5	3	-	3	-	3	-	3		3	_	3	_	
		6	3	-		-	3	-	-	-	3	-	-	_	!
		2	5	T -	T-	_	5	_	T —	Γ	5	_	-	1=	1
CI to CP	t _H	4.5	5	1 —	5		5	-	5	-	5	-	5	1 —	
		6	5	-	_	-	5	_	_	1 -	5	-	-	-	
		2	0	T —	-	—	0	T -	T -	_	0	-	T-	1-	7
U/D to CP	tн	4.5	0	-	0	-	0	-	0		0	-	0	-	
		6	0	-	-	-	0	-	-	-	0	-	-		-
Removal Time:		2	80	_	T -	T	100	T —	_	Τ=	120	T-	T =	1=	7
MR to CP	t _{REM}	4.5	16	-	16	-	20	-	20	-	24	_	24	_	
		6	14	_	_	_	17	1 -	1 -	-	20	-	1 —	-	1
Maximum Frequent	су	2	6	Τ=	T-	1-	5	T =	1=	T=	4	T -	-	-	
CP	f _{MAX}	4.5	30	_	30	-	24	-	24	-	20	-	20	_	MHz
		6	35	_		_	28	-	-	_	24	_	_	_	

SWITCHING CHARACTERISTICS (CL=50 pF, Input trt=6 ns)


								LIM	ITS						
		١.,	25° C				-4	0°C t	o +85°	,C	-5				
CHARACTERIS	TIC	V _C C	Н	C	Н	CT	74	НС	74H	ICT	54	нС	54F	TOF	UNITS
		(*)	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
Propagation Delay:	t _{PLH}	2		220	_	_	_	275	_	_	_	330	_	T -	
CP to Qn	tpHL	4.5		44	_	50	-	55	—	63	-	66	-	75	
		6	_	37		_		47	_	L		56	_	_	
_	tpLH	2		260	-	-	_	325	_	_	—	390	T -	<u> </u>	1
CP to CO	t PHL	4.5	-	52	-	58		65	_	73	l —	78	_	87	
		6		44	_	_		55	_	—	_	66	_	_	
	tpLH	2	-	250	_	-	_	315	_	—	_	375	T -	T -	1
PE to Qn	t _{PHL}	4.5		50	-	53	-	63	_	66	-	75	—	80	
		6		43	_		_	54	_	_	_	64	_	-	
	tpLH	2	—	300	_	—	_	375	_	_	_	450	_	_	1
PE to CO	t _{PHL}	4.5	-	60		68	_	75	_	85	-	90	-	102	
		6	—	51	 -	-	-	64	-	-	-	76	—	-	
		2	_	210	_	_	\Box	265	_	_	_	315	_	_	ns
MR to Qn	tpHL	4.5	-	42	-	42	-	53	-	53		63	-	63	
		6		36	-	-	-	45	-	—	_	54	-	-	
		2	_	235	T —	T-	_	295	_	_	-	355	_	1-	1
MR to CO	tpLH	4.5	_	47	-	47		59	-	59	-	71	-	71	
		6	_	40			_	50	-	_	-	60		-	
	tplH	2	_	125	_	T —	_	155	-	T —	—	190	_	T-	1
CI to CO	tpHL	4.5	-	25	-	31	-	31	-	39	-	38	-	47	
		6		21	_	_	-	26	-	-	-	32	-		
Transition Time:	tTHL	2	1-	75	_	_	_	95	T -	-	1-	110	-	1-	1
Qn, CO	tTLH	4.5	-	15	_	15	-	19	-	19	-	22	_	22	
		6		13	_	_	—	16		-	-	19	-	-	
Input Capacitance	Cı		T -	10		10	T =	10		10	1-	10	1-	10	pF




(a) Clock to output delays and clock pulse width.




(c) Preset Enable pulse width and Preset Enable to output delays.



(b) Clock to carry out delays.



(d) Master reset pulse width, master reset to output delay and master reset to clock removal time.



(e) Setup and hold times data to Preset Enable (PE).

	54/74HC	54/74HCT
Input Level	V _{cc}	3 V
Switching Voltage, Vs	50% Vcc	1.3 V

Fig. 4 - AC waveforms.




Fig. 5 - Timing diagram for CD54/74HC/HCT4510.






Fig. 6 - Timing diagram for CD54/74HC/HCT4516.



(a) Parallel clocking.



(b) Ripple clocking.

Fig. 7 - Cascading counter packages.




Fig. 8 - HC/HCT4510 State Diagrams.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated