

TDA8777

Triple 10-bit video DAC, up to 330 MHz sample frequency

Rev. 03 — 15 August 2005

Preliminary data sheet

1. General description

The TDA8777 consists of three separate 10-bit video Digital-to-Analog Converters (DACs) with complementary outputs. They convert the digital input signals into analog current outputs at a maximum conversion rate of 330 MHz.

The DACs are based on current source architecture.

A sync pulse can be added to the green signal (sync-on-green) to allow devices driven by the video DAC to be synchronized.

The TDA8777 has a Power-down mode to reduce power consumption during inactive periods.

The TDA8777 is fabricated in a CMOS process that ensures high functionality with low power dissipation.

2. Features

- Triple 10-bit DAC
- Sampling frequency up to 330 MHz
- Internal voltage reference (1.21 V)
- Complementary outputs
- Direct drive of double terminated 75 Ω load into standard level
- TTL compatible input
- Sync and blank control inputs
- Analog output current source
- Power-down mode
- 3.3 V power supply
- LQFP48 package

3. Applications

- PC video cards
- High resolution image processing
- Digital video systems
- General purpose high-speed digital-to-analog conversion

PHILIPS

4. Quick reference data

Table 1: Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DDA}	analog supply voltage		3.0	3.3	3.6	V
I _{DDA}	analog supply current		-	90	-	mA
INL	integral non-linearity		-2	-	+2	LSB
DNL	differential non-linearity		-1	-	+1	LSB
f _{CLK}	clock frequency					
	TDA8777HL/14/C1		-	-	140	MHz
	TDA8777HL/24/C1		-	-	240	MHz
	TDA8777HL/33/C1		-	-	330	MHz
P _{tot}	total power dissipation		-	297	-	mW
I _{pd}	current in Power-down mode		-	20	-	mA

5. Ordering information

Table 2: Ordering information

Type number	Package			Sampling frequency
	Name	Description	Version	
TDA8777HL/14/C1	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2	140 MHz
TDA8777HL/24/C1				240 MHz
TDA8777HL/33/C1				330 MHz

6. Block diagram




Fig 1. Block diagram

7. Pinning information

7.1 Pinning




Fig 2. Pin configuration

7.2 Pin description

Table 3: Pin description

Symbol	Pin	Description
G0	1	green digital input data; bit 0 (LSB)
G1	2	green digital input data; bit 1
G2	3	green digital input data; bit 2
G3	4	green digital input data; bit 3
G4	5	green digital input data; bit 4
G5	6	green digital input data; bit 5
G6	7	green digital input data; bit 6
G7	8	green digital input data; bit 7
G8	9	green digital input data; bit 8
G9	10	green digital input data; bit 9 (MSB)
BLANK	11	composite blank control input (active LOW)
SYNC	12	composite sync control input; for green channel only (active LOW)
V _{DDA1}	13	analog supply voltage 1
B0	14	blue digital input data; bit 0 (LSB)
B1	15	blue digital input data; bit 1
B2	16	blue digital input data; bit 2

Table 3: Pin description ...continued

Symbol	Pin	Description
B3	17	blue digital input data; bit 3
B4	18	blue digital input data; bit 4
B5	19	blue digital input data; bit 5
B6	20	blue digital input data; bit 6
B7	21	blue digital input data; bit 7
B8	22	blue digital input data; bit 8
B9	23	blue digital input data; bit 9 (MSB)
CLK	24	clock input
V _{SSA1}	25	analog supply ground 1
V _{SSA2}	26	analog supply ground 2
$\overline{\text{OUTB}}$	27	complementary blue current analog output
OUTB	28	blue current analog output
V _{DDA2}	29	analog supply voltage 2
V _{DDA3}	30	analog supply voltage 3
$\overline{\text{OUTG}}$	31	complementary green current analog output
OUTG	32	green current analog output
$\overline{\text{OUTR}}$	33	complementary red current analog output
OUTR	34	red current analog output
COMP	35	compliance voltage output
VREF	36	voltage reference input
RSET	37	full-scale current control resistor pin
$\overline{\text{PSAVE}}$	38	power-save control input (active LOW)
R0	39	red digital input data; bit 0 (LSB)
R1	40	red digital input data; bit 1
R2	41	red digital input data; bit 2
R3	42	red digital input data; bit 3
R4	43	red digital input data; bit 4
R5	44	red digital input data; bit 5
R6	45	red digital input data; bit 6
R7	46	red digital input data; bit 7
R8	47	red digital input data; bit 8
R9	48	red digital input data; bit 9 (MSB)

8. Functional description

This triple 10-bit video DAC is designed to convert digital input signals into analog output currents. All inputs (clock, data, blank and sync) must be TLL levels.

8.1 Voltage reference

The voltage reference input to pin VREF should be 1.21 V. For correct operation, a 100 nF capacitor should be connected between pin VREF and pin V_{DDA}.

An external reference resistor must be connected between pin RSET and analog ground. This resistor sets the reference current which determines the analog output level, and is specified to be 560 Ω . This value allows a 1 V (p-p) output (video plus sync) into a 37.5 Ω load, such as a double-terminated 75 Ω coaxial cable.

8.2 Blanking and sync pulse insertion

The video signal (see [Figure 3](#)) is comprised of the following three parts:

- The video information: defined by the 10 bits used to drive the DAC; nominal signal amplitude = 700 mV (p-p)
- The sync pulse: a horizontal synchronization (hsync) pulse indicates the end of a video line and the start of the next video line; sync nominal amplitude = 300 mV; sync is added to the video signal output via the $\overline{\text{SYNC}}$ input (active LOW)
- The blanking period: allows interface-free detection of both sync and video, blanking is allocated either side of the sync pulse; the blank level is equal to the video black level; blanking is added to the video signal output via the $\overline{\text{BLANK}}$ input (active LOW).

The values of $\overline{\text{SYNC}}$ and $\overline{\text{BLANK}}$ are latched on the rising edge of the clock signal. When no sync and no blank are applied, the DAC can be used continuously. This is the so-called generic mode.

Because the signal delay in the DAC is 1.5 times the clock period, the sync and blank are also delayed by 1.5 times the clock period.




Fig 3. Video signal sync pulse and blanking period

9. Limiting values

Table 4: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DDA}	analog supply voltage	referred to V_{SSA1}	-0.5	+6.5	V
V_{n}	voltage on digital input pins	referred to V_{SSA2}	-0.5	+5.5	V
T_{stg}	storage temperature		-55	+150	$^{\circ}\text{C}$
T_{amb}	ambient temperature		0	70	$^{\circ}\text{C}$
T_{j}	junction temperature		-40	+125	$^{\circ}\text{C}$

10. Thermal characteristics

Table 5: Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air for SOT313-2	88	K/W

11. Characteristics

Table 6: Characteristics

Typical values measured at $V_{DDA} = 3.3\text{ V}$; $R_{RSET} = 560\ \Omega$; $T_{amb} = 25\ ^\circ\text{C}$; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Supplies						
V_{DDA}	analog supply voltage		3.0	3.3	3.6	V
I_{DDA}	analog supply current		-	90	-	mA
P_{tot}	total power dissipation		-	297	-	mW
I_{pd}	current in Power-down mode		-	20	-	mA
Inputs						
V_{IL}	LOW-level input voltage		-	-	0.8	V
V_{IH}	HIGH-level input voltage		2.0	-	-	V
I_{IL}	LOW-level input current		-	-	80	μA
I_{IH}	HIGH-level input current		-	-	120	μA
C_{IN}	input capacitance		-	<td>	-	pF
Band gap reference						
V_{DDA}	analog supply voltage		3.0	3.3	3.6	V
I_{DDA}	analog supply current		-	2.7	-	mA
V_{VREF}	reference voltage input		-	1.21	-	V
R_{RSET}	resistor for reference current		-	560	-	Ω
Digital-to-analog converter						
RES_{DAC}	DAC resolution		-	-	10	bits
$\Delta I_{o(DAC)}$	DAC to DAC output current matching		-	-	4	%
INL	integral non-linearity		-2	-	+2	LSB
DNL	differential non-linearity		-1	-	+1	LSB
DAC_{CT}	DAC to DAC crosstalk		-	<td>	-	dB
THD	total harmonic distortion	$f_{CLK} = 140\text{ MHz}$				
		$f_{OUT} = 1\text{ MHz}$	-	60	-	dB
		$f_{OUT} = 2.2\text{ MHz}$	-	60	-	dB
		$f_{OUT} = 4.7\text{ MHz}$	-	60	-	dB
		$f_{OUT} = 12\text{ MHz}$	-	59	-	dB
		$f_{OUT} = 22\text{ MHz}$	-	58	-	dB
		$f_{OUT} = 39\text{ MHz}$	-	57	-	dB

Table 6: Characteristics ...continued

Typical values measured at $V_{DDA} = 3.3\text{ V}$; $R_{RSET} = 560\ \Omega$; $T_{amb} = 25\ ^\circ\text{C}$; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit		
THD	total harmonic distortion	$f_{CLK} = 240\text{ MHz}$						
		$f_{OUT} = 1\text{ MHz}$	-	60	-	dB		
		$f_{OUT} = 2.2\text{ MHz}$	-	60	-	dB		
		$f_{OUT} = 4.7\text{ MHz}$	-	60	-	dB		
		$f_{OUT} = 12\text{ MHz}$	-	60	-	dB		
		$f_{OUT} = 22\text{ MHz}$	-	54	-	dB		
		$f_{OUT} = 39\text{ MHz}$	-	51	-	dB		
		$f_{CLK} = 330\text{ MHz}$						
		$f_{OUT} = 1\text{ MHz}$	-	60	-	dB		
		$f_{OUT} = 2.2\text{ MHz}$	-	60	-	dB		
		$f_{OUT} = 4.7\text{ MHz}$	-	60	-	dB		
		$f_{OUT} = 12\text{ MHz}$	-	60	-	dB		
		$f_{OUT} = 22\text{ MHz}$	-	52	-	dB		
		$f_{OUT} = 39\text{ MHz}$	-	43	-	dB		
		SFDR	spurious-free dynamic range to Nyquist limit	$f_{CLK} = 140\text{ MHz}$				
				$f_{OUT} = 1\text{ MHz}$	-	62	-	dB
$f_{OUT} = 2.2\text{ MHz}$	-			62	-	dB		
$f_{OUT} = 4.7\text{ MHz}$	-			63	-	dB		
$f_{OUT} = 12\text{ MHz}$	-			63	-	dB		
$f_{OUT} = 22\text{ MHz}$	-			61	-	dB		
$f_{OUT} = 39\text{ MHz}$	-			61	-	dB		
$f_{CLK} = 240\text{ MHz}$								
$f_{OUT} = 1\text{ MHz}$	-			61	-	dB		
$f_{OUT} = 2.2\text{ MHz}$	-			61	-	dB		
$f_{OUT} = 4.7\text{ MHz}$	-			63	-	dB		
$f_{OUT} = 12\text{ MHz}$	-			56	-	dB		
$f_{OUT} = 22\text{ MHz}$	-			58	-	dB		
$f_{OUT} = 39\text{ MHz}$	-			52	-	dB		
$f_{CLK} = 330\text{ MHz}$								
$f_{OUT} = 1\text{ MHz}$	-			59	-	dB		
$f_{OUT} = 2.2\text{ MHz}$	-			59	-	dB		
$f_{OUT} = 4.7\text{ MHz}$	-			54	-	dB		
$f_{OUT} = 12\text{ MHz}$	-			53	-	dB		
$f_{OUT} = 22\text{ MHz}$	-			54	-	dB		
$f_{OUT} = 39\text{ MHz}$	-			47	-	dB		


Outputs

$V_{O(\text{compl})}$	output voltage compliance	0	-	1.4	V
Z_{OUT}	output impedance	-	<td>	-	k Ω
C_{OUT}	output capacitance	-	<td>	-	pF

Table 6: Characteristics ...continued

Typical values measured at $V_{DDA} = 3.3\text{ V}$; $R_{RSET} = 560\ \Omega$; $T_{amb} = 25\ ^\circ\text{C}$; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Timing						
f_{CLK}	clock frequency					
	TDA8777HL/14/C1		-	-	140	MHz
	TDA8777HL/24/C1		-	-	240	MHz
	TDA8777HL/33/C1		-	-	330	MHz
$t_{d(p)}$	pipeline delay	in clock cycles	2.5	2.5	2.5	
$t_{su(i)}$	input setup time	see Figure 4	0.15	-	-	ns
$t_{h(i)}$	input hold time	see Figure 4	0	-	-	ns
$t_{d(o)}$	output delay time	see Figure 4	-	3.75	-	ns



12. Application information




Fig 5. THD as a function of f_{OUT} , typical values




Fig 6. THD as a function of f_{OUT} , typical values




Fig 7. THD as a function of f_{OUT} , typical values






Fig 8. SFDR as a function of f_{OUT} , typical values



Sampling frequency = 240 MHz

Fig 9. SFDR as a function of f_{OUT} , typical values.



Sampling frequency = 330 MHz.

Fig 10. SFDR as a function of f_{OUT} , typical values




Fig 11. Application diagram

13. Package outline

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm

SOT313-2




Fig 12. Package outline SOT313-2 (LQFP48)

14. Soldering

14.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

14.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all BGA, HTSSON..T and SSOP..T packages
 - for packages with a thickness ≥ 2.5 mm
 - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³ so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

14.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;

- smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

14.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 °C and 320 °C.

14.5 Package related soldering information

Table 7: Suitability of surface mount IC packages for wave and reflow soldering methods

Package ^[1]	Soldering method	
	Wave	Reflow ^[2]
BGA, HTSSON..T ^[3] , LBGA, LFBGA, SQFP, SSOP..T ^[3] , TFBGA, VFBGA, XSON	not suitable	suitable
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ^[4]	suitable
PLCC ^[5] , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended ^[5] ^[6]	suitable
SSOP, TSSOP, VSO, VSSOP	not recommended ^[7]	suitable
CWQCCN..L ^[8] , PMFP ^[9] , WQCCN..L ^[8]	not suitable	not suitable

[1] For more detailed information on the BGA packages refer to the *(LF)BGA Application Note (AN01026)*; order a copy from your Philips Semiconductors sales office.

[2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods*.

[3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.

- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

15. Revision history

Table 8: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
TDA8777_3	20050815	Preliminary data sheet	-	-	TDA8777_2
Modifications:		<ul style="list-style-type: none">• The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors.• Status changed to Preliminary data sheet.• Characteristics table revised, SPDR and THD data added, see Table 6.• Figure 4 corrected.• Figure 5 through to Figure 10 added.			
TDA8777_2	20040517	Objective specification	-	-	TDA8777_1
TDA8777_1	20040108	Objective specification	-	-	-

16. Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2] [3]}	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

17. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

18. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

20. Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

19. Trademarks

Notice — All referenced brands, product names, service names and trademarks are the property of their respective owners.

21. Contents

1	General description	1
2	Features	1
3	Applications	1
4	Quick reference data	2
5	Ordering information	2
6	Block diagram	3
7	Pinning information	4
7.1	Pinning	4
7.2	Pin description	4
8	Functional description	5
8.1	Voltage reference	5
8.2	Blanking and sync pulse insertion	6
9	Limiting values	6
10	Thermal characteristics	7
11	Characteristics	7
12	Application information	10
13	Package outline	12
14	Soldering	13
14.1	Introduction to soldering surface mount packages	13
14.2	Reflow soldering	13
14.3	Wave soldering	13
14.4	Manual soldering	14
14.5	Package related soldering information	14
15	Revision history	16
16	Data sheet status	17
17	Definitions	17
18	Disclaimers	17
19	Trademarks	17
20	Contact information	17



© Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 15 August 2005
Document number: TDA8777_3

Published in The Netherlands