SCAS542B - OCTOBER 1995 - REVISED NOVEMBER 1996

- 3-State Outputs Drive Bus Lines Directly
- EPIC ™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- Package Options Include Plastic Small-Outline (DW) Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPs


description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches are D-type transparent latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D Inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines in a bus-organized system without need for interface or pullup components.

SN54AC573 . . . J OR W PACKAGE SN74AC573 . . . DB, DW, N, OR PW PACKAGE (TOP VIEW)



SN54AC573 . . . FK PACKAGE (TOP VIEW)



OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AC573 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AC573 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	X	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




SCAS542B - OCTOBER 1995 - REVISED NOVEMBER 1996

logic symbol†



logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		–0.5 V to + 7 V
Input voltage range, V _I (see Note 1)		. -0.5 V to V_{CC} + 0.5 V
Output voltage range, VO (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})		±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})		±50 mA
Continuous current through, V _{CC} or GND		±200 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2):	: DB package	0.6 W
	DW package	1.6 W
	N package	1.3 W
	PW package	0.7 W
Storage temperature range, T _{sto}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

recommended operating conditions (see Note 3)

			SN54A	SN54AC573		4AC573 SN74AC573		UNIT
			MIN	MAX	MIN	MAX	UNII	
Vcc	Supply voltage		2	6	2	6	V	
		V _{CC} = 3 V	2.1		2.1			
٧ıH	High-level input voltage	V _{CC} = 4.5 V	3.15		3.15		V	
		V _{CC} = 5.5 V	3.85		3.85			
		V _{CC} = 3 V		0.9		0.9		
VIL	Low-level input voltage	V _{CC} = 4.5 V		1.35		1.35	V	
		V _{CC} = 5.5 V		1.65		1.65		
٧ _I	Input voltage		0,4	Vcc	0	VCC	V	
VO	Output voltage		00	VCC	0	VCC	V	
		V _{CC} = 3 V	70,	- 12		- 12		
lOH	High-level output current	V _{CC} = 4.5 V	Q	- 24		- 24	mA	
		V _{CC} = 5.5 V		- 24		- 24		
		V _{CC} = 3 V		12		12		
lOL	Low-level output current	$V_{CC} = 4.5 \text{ V}$		24		24	mA	
		V _{CC} = 5.5 V		24		24		
Δt/Δν	Input transition rise or fall rate		0	8	0	8	ns/V	
T _A	Operating free-air temperature		- 55	125	- 40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T,	Δ = 25°C	;	SN54A	C573	SN74A	UNIT	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		3 V	2.9			2.9		2.9		
	ΙΟΗ = - 50 μΑ	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
Voн	I _{OH} = - 12 mA	3 V	2.58			2.48		2.48		V
	I _{OH} = – 24 mA	4.5 V	3.94			3.8		3.8		
	10H = - 24 IIIA	5.5 V	4.94			4.8	:h	4.8		
	I _{OH} = - 75 mA [†]	5.5 V				3.85	i'N	3.85		
	Ι _{ΟL} = 50 μΑ	3 V			0.1	4	0.1		0.1	
		4.5 V			0.1	5	0.1		0.1	
		5.5 V			0.1	70	0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36	90	0.44		0.44	V
	10. 24.54	4.5 V			0.36	Q	0.44		0.44	
	I _{OL} = 24 mA	5.5 V			0.36		0.44		0.44	
	I _{OL} = 75 mA	5.5 V					1.65		1.65	
IĮ	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ
loz	V _O = V _{CC} or GND	5.5 V			±0.25		±5		±2.5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ
Ci	V _I = V _{CC} or GND	5 V		5						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



SN54AC573, SN74AC573 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS542B - OCTOBER 1995 - REVISED NOVEMBER 1996

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = :	25°C	SN54A	C573	SN74AC573		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	6		8	10,0	7		ns
t _{su}	Setup time, data before LE↓	3.5		5	11/5	4		ns
th	Hold time, data after LE↓	2		3		2		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C SN54A		C573	3 SN74AC573		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	4		6	U.U	5		ns
t _{su}	Setup time, data before LE↓	3		4.5	116	3.5		ns
th	Hold time, data after LE↓	2		3		2		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T _A = 25°C		SN54AC573		SN74AC573		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	D	Q	2.5	13	1.5	16.5	2	15	ns
^t PHL	D	ά	2.5	12	1.5	15.5	2	14	115
^t PLH	LE	Q	2.5	13	1.5	16.5	2	15	ns
^t PHL	LL	Q	2.5	12	1.5	15.5	2	14	115
^t PZH	OF	Q	2.5	11	1.5	13.5	2	12	ns
t _{PZL}	OE	y	2.5	11	1.5	14	2	12.5	115
^t PHZ	ŌĒ	Q	2.5	12.5	1.5	15	2	13.5	20
^t PLZ	OL .	γ	2.5	9.5	1.5	12	2	10.5	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ТО	T _A = 2	25°C	SN54A	C573	SN74A	C573	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Q	2.5	10	1.5	13	2	11.5	ns
t _{PHL}	Б	Q I	2.5	9.5	1.5	12.5	2	11	115
^t PLH	LE	Q	2.5	9.5	1.5	12.5	2	11	ns
^t PHL		ų ,	2.5	8.5	1.5	11.5	2	10	115
^t PZH	ŌĒ	Q	2.5	9	1.5	11.5	2	10	ns
^t PZL	OE	Q	2.5	8.5	7.5	11	2	9.5	115
^t PHZ	ŌĒ	Q	2.5	11	1.5	13.5	2	12	ns
^t PLZ	OL	g	2.5	8	1.5	10.5	2	9	115

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	25	pF






50% V_{CC}

VOLTAGE WAVEFORMS

PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

VOLTAGE WAVEFORMS

Output

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.

S1 at Open

(see Note B)

D. The outputs are measured one at a time with one input transition per measurement.

50% V_{CC}

 v_{OL}

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated