



MIC22200

2A Integrated Switch Synchronous Buck Regulator with Frequency Programmable from 800kHz to 4MHz

General Description

The Micrel MIC22200 is a high-efficiency, 2A integrated switch synchronous buck (step-down) regulator. The MIC22200 switching frequency is programmable from 800kHz to 4MHz, allowing the customer to optimize their designs either for efficiency or for the smallest footprint. The regulator achieves efficiencies as high as 95% while still switching at 1MHz over a broad load range.

The ultra high-speed control loops keep the output voltage within regulation even under the extreme transient load swings commonly found in FPGAs and low-voltage ASICs.

The output voltage can be adjusted down to 0.7V to address all low-voltage power needs.

The MIC22200 offers a full range of sequencing and tracking options. The EN/DLY pin, combined with the Power-On-Reset (POR) pin, allows multiple outputs to be sequenced in many ways during turn on and turn off. The RC (ramp control) pin allows the device to be connected to another device in the MIC22X00 family of products to keep the output voltages within a certain delta V on start up.

The MIC22200 is available in a 3mm x 3mm 12-pin MLF[®] package with a junction operating range from -40°C to +125°C.

Data sheets and support documentation can be found on Micrel's web site at www.micrel.com.




Features

- Input voltage range: 2.6V to 5.5V
- Adjustable output voltage option down to 0.7V
- Output load current to 2A
- Full sequencing and tracking capability
- Easy RC compensation
- Power-On-Reset (POR) output
- Efficiency >90% across a broad load range
- Operating frequency: Programmable from 800 kHz up to 4MHz
- Ultra-fast transient response
- 100% maximum duty cycle
- Fully integrated MOSFET switches
- Micropower shutdown
- Thermal-shutdown and current-limit protection
- Available in Pb-free 3mm x 3mm MLF-12-pin MLF[®] Package
- -40°C to +125°C junction temperature range

Applications

- High power density point-of-load conversion
- Servers/routers
- DVD recorders and multimedia players
- Computing peripherals
- Base stations
- FPGAs, DSP and low voltage ASIC devices

Typical Application




Ordering Information

Part Number	Nominal Output Voltage	Junction Temperature Range ⁽¹⁾	Package	Lead Finish
MIC22200YML	Adjustable	-40°C to +125°C	3mm × 3mm 12-Pin MLF [®]	Lead Free ⁽¹⁾

Note:

MLF[®] is a green RoHS-compliant package. Lead finish is NiPdAu. Mold compound is halogen free.

Pin Configuration



12-Pin MLF[®] (ML)

Pin Description

Pin Number	Pin Name	Pin Function
1	POR	Power-On-Reset (output): Open drain output device indicates when the output is out of regulation and is active after the delay set by the DELAY pin.
2	RC	Ramp Control. Capacitor to GND from this pin determines the slew rate of output voltage during start-up. This can be used for tracking capability as well as for soft start.
3	CF	External capacitor to adjust switching frequency.
4	SGND	Signal Ground (signal): Ground (GND)
5	COMP	Compensation Pin (input): Placing an RC to GND will compensate the device. See Applications section.
6	FB	Feedback (input): Input to the error amplifier; connected to the external resistor divider network to set the output voltage.
7	SVIN	Signal Power Supply Voltage (input): Requires bypass capacitor to GND.
8	PVIN	Power Supply Voltage (input): Requires bypass capacitor to GND.
9	SW	Switch (output): From internal power MOSFET output switches.
10	PGND	Power Ground (power): Ground (GND)
11	DELAY	Delay (input)
12	EN/DLY	Enable (Input): When this pin is pulled higher than the enable threshold, the part will start up. Below this voltage the device is in its low quiescent current mode. The pin has a 1μA current source charging it to VIN. By adding a capacitor to this pin a delay may easily be generated. The enable function will not operate with an input voltage lower than the min specified.
ePad	GND	Exposed Pad (Power): You must make a full connection to a GND plane for full output power to be released.

Absolute Maximum Ratings⁽¹⁾

Supply Voltage (P_{VIN}, S_{VIN})	+6V
Output Switch (SW)	6V
Logic Voltage (EN/DLY, POR, DELAY)	V_{IN} to -0.3V
Control Voltage (CF, RC, COMP, FB)	V_{IN} to -0.3V
Lead Temperature (soldering 10s)	260°C
Storage Temperature Range (T_s)	-65°C to +150°C
EDS Rating ⁽³⁾	2kV

Operating Ratings⁽²⁾

Supply Voltage (V_{IN})	+2.6V to +5.5V
Junction Temperature Range (T_J)	-40°C ≤ T_J ≤ +125°C
Thermal Resistance	
3mm × 3mm MLF-12L (θ_{JA})	40°C/W

Electrical Characteristics⁽⁴⁾

$T_A = 25^\circ\text{C}$ with $V_{IN} = V_{EN} = 3.3\text{V}$, unless otherwise specified. Bold values indicate $-40^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$

Parameter	Condition	Min.	Typ.	Max.	Units
Supply Voltage Range		2.6		5.5	V
Under-Voltage Lockout Threshold	(turn-on)	2.4	2.5	2.6	V
UVLO Hysteresis			280		mV
Quiescent Current, PWM mode	$V_{EN} \geq 1.34\text{V}; V_{FB} = 0.9\text{V}$		1.2	2	mA
Shutdown Current	$V_{EN} = 0\text{V}$		3.7	10	μA
Feedback Voltage	± 2% (over temperature)	0.686	0.7	0.714	V
Oscillator Frequency		0.8	1	1.2	MHz
FB Pin Input Current			1		nA
Current Limit	$V_{FB} = 0.9 \cdot V_{NOM}$	2	5.5	8	A
Output Voltage Line Regulation	$V_{IN} = 2.6\text{V}$ to 5.5V		0.2		%
Output Voltage Load Regulation	$100\text{mA} < I_{LOAD} < 2\text{A}, V_{IN} = 3.3\text{V}$		0.2		%
Maximum Duty Cycle	$V_{FB} \leq 0.5\text{V}$	100			%
Switch ON-Resistance PFET	$I_{SW} = 1000\text{mA} \quad V_{FB} = 0.5\text{V}$		0.18		Ω
Switch ON-Resistance NFET	$I_{SW} = -1000\text{mA} \quad V_{FB} = 0.9\text{V}$		0.10		
EN/DLY Threshold Voltage	$V_{IN} = 3.3\text{V}$	1.14	1.24	1.34	V
EN/DLY Hysteresis			12		mV
DELAY Threshold Voltage	$V_{IN} = 3.3\text{V}$	1.14	1.24	1.34	V
DELAY Hysteresis			6		mV
EN/DLY Source Current	$V_{IN} = 2.6$ to $V_{IN} = 5.5\text{V}$	0.7	1	1.3	μA
RC Source Current	Ramp Control Current	0.7	1	1.3	μA
POR IPG(LEAK)	$V_{PORH} = 5.5\text{V}; \text{POR} = \text{High}$			1 2	μA
POR VPG(LO)	Output Logic-Low Voltage (undervoltage condition), $I_{POR} = 5\text{mA}$		135		mV

Notes:

- Exceeding the absolute maximum rating may damage the device.
- The device is not guaranteed to function outside its operating rating.
- Devices are ESD sensitive. Handling precautions recommended. Human body model, 1.5k in series with 100pF.
- Specification for packaged product only.


Electrical Characteristics⁽⁴⁾ (Continued)

T_A = 25°C with V_{IN} = V_{EN} = 3.3V, unless otherwise specified. Bold values indicate -40°C ≤ T_J ≤ +125°C


Parameter	Condition	Min.	Typ.	Max.	Units
POR VPG	Threshold, % of V _{OUT} below nominal	7.5	10	12.5	%
	Hysteresis		1		%
Over-Temperature Shutdown			160		°C
Over-Temperature Shutdown Hysteresis			25		°C

Typical Characteristics


Shutdown Current vs. Input Voltage




Shutdown Current vs. Temperature




Quiescent Current vs. Input Voltage




Quiescent Current vs. Temperature




Reference Voltage vs. Input Voltage




Reference Voltage vs. Temperature




Enable Voltage vs. Temperature



Enable Hysteresis vs. Temperature




Frequency vs. Temperature




Typical Characteristics (Continued)


P-Channel RDSON vs. Temperature




N-Channel RDSON vs. Temperature




Efficiency VOUT=3.3V




Frequency vs. CF



Efficiency VOUT=1.8V




Efficiency VOUT=1.2V




Functional Characteristics


Enable Turn-On




Line Transient Response



Load Transient Response



Load Transient Response



Functional Diagram




Figure 1. MIC22200 Functional Diagram

Functional Description

PVIN, SVIN

PVIN is the input supply to the internal 180mΩ P-Channel Power MOSFET. This should be connected externally to the SVIN pin. The supply voltage range is from 2.6V to 5.5V. A 10μF ceramic is recommended for bypassing the PVIN supply.

EN/DLY

This pin is internally fed with a 1μA current source to VIN. A delayed turn on is implemented by adding a capacitor to this pin. The delay is proportional to the capacitor value. The internal circuits are held off until EN/DLY reaches the enable threshold of 1.24V.

RC

RC allows the slew rate of the output voltage to be programmed by the addition of a capacitor from RC to ground. RC is internally fed with a 1μA current source and V_{OUT} slew rate is proportional to the capacitor and the 1μA source.

DELAY

Adding a capacitor to this pin allows the delay of the POR signal.

When V_{OUT} reaches 90% of its nominal voltage, the DELAY pin current source (1μA) starts to charge the external capacitor. At 1.24V, POR is asserted high.

COMP

The MIC22200 uses an internal compensation network containing a fixed-frequency zero (phase lead response) and pole (phase lag response) which allows the external compensation network to be much simplified for stability. The addition of a single capacitor and resistor will add the necessary pole and zero for voltage mode loop stability using low-value, low-ESR ceramic capacitors.

FB

The feedback pin provides the control path to control the output. A resistor divider connecting the feedback to the output is used to adjust the desired output voltage. Refer to the feedback section in the *Applications Information* section for more detail.

POR

This is an open drain output. A 47k resistor can be used for a pull up to this pin. POR is asserted high when output voltage reaches 90% of nominal set voltage and after the delay set by C_{DELAY} . POR is asserted low without delay when enable is set low or when the output goes below the -10% threshold. For a Power Good (PG) function, the delay can be set to a minimum. This can be done by removing the DELAY pin capacitor.

SW

This is the connection to the drain of the internal P-Channel MOSFET and drain of the N-Channel MOSFET. This is a high-frequency, high-power connection; therefore traces should be kept as short and as wide as practical.

CF

Adding a capacitor to this pin can adjust switching frequency from 800kHz to 4MHz. The CF capacitor must be connected between the CF pin and power ground.

SGND

Internal signal ground for all low-power sections.

PGND

Internal ground connection to the source of the internal N-Channel MOSFETs.

Application Information

The MIC22200 is a 2A Synchronous step-down regulator IC with an adjustable switching frequency from 800kHz to 4MHz, voltage mode PWM control scheme. The other features include tracking and sequencing control for controlling multiple output power systems, POR.

Component Selection

Input Capacitor

A minimum 10 μ F ceramic is recommended on each of the PVIN pins for bypassing. X5R or X7R dielectrics are recommended for the input capacitor. Y5V dielectrics, aside from losing most of their capacitance over temperature, they also become resistive at high frequencies. This reduces their ability to filter out high-frequency noise.

Output Capacitor

The MIC22200 was designed specifically for the use of ceramic output capacitors and 22 μ F is optimum output capacitor. 22 μ F can be increased to 100 μ F to improve transient performance. Since the MIC22200 is in voltage mode, the control loop relies on the inductor and output capacitor for compensation. For this reason, do not use excessively large output capacitors. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from the undesirable effect of their wide variation in capacitance over temperature, become resistive at high frequencies. Using Y5V or Z5U capacitors can cause instability in the MIC22200.

Inductor Selection

Inductor selection will be determined by the following (not necessarily in the order of importance):

- Inductance
- Rated current value
- Size requirements
- DC resistance (DCR)

The MIC22200 is designed for use with a 0.47 μ H to 4.7 μ H inductor.

Maximum current ratings of the inductor are generally given in two methods: permissible DC current and saturation current. Permissible DC current can be rated either for a 40°C temperature rise or a 10% loss in inductance. Ensure the inductor selected can handle the maximum operating current. When saturation current is specified, make sure that there is enough margin that the peak current will not saturate the inductor. The ripple can add as much as 1.2A to the output current level. The RMS rating should be chosen to be equal or greater than the current limit of the MIC22200 to prevent overheating

in a fault condition. For best electrical performance, the inductor should be placed very close to the SW nodes of the IC. For this reason, the heat of the inductor is somewhat coupled to the IC, so it offers some level of protection if the inductor gets too hot. It is important to test all operating limits before settling on the final inductor choice.

The size requirements refer to the area and height requirements that are necessary to fit a particular design. Please refer to the inductor dimensions on their datasheet.

DC resistance is also important. While DCR is inversely proportional to size, DCR can represent a significant efficiency loss. Refer to the *Efficiency Considerations* below for a more detailed description.

EN/DLY Capacitor

EN/DLY pin sources 1 μ A out of the IC to allow a startup delay to be implemented. The delay time is simply the time it takes 1 μ A to charge C_{EN/DLY} to 1.25V. Therefore:

$$T_{EN/DLY} = \frac{1.24 \times C_{EN/DLY}}{1.10^{-6}}$$

CF Capacitor

Adding a capacitor to this pin can adjust switching frequency from 800kHz to 4MHz. CF sources 400 μ A out of the IC to charge the CF capacitor to set up the switching frequency. The switch period is simply the time it takes 400 μ A to charge CF to 1.0V (\pm 2%). Therefore:

Capacitor CF	Frequency
56pF	4.4MHz
68pF	4MHz
82pF	3.4MHz
100pF	2.8MHz
150pF	2.1MHz
180pF	1.7MHz
220pF	1.4MHz
270pF	1.2MHz
330pF	1.1MHz
390pF	1.05MHz
470pF	1MHz

Table 1. CF vs. Frequency

It is necessary to connect the CF capacitor between the CF pin and power ground.

Efficiency Considerations

Efficiency is defined as the amount of useful output power, divided by the amount of power consumed:

$$\text{Efficiency \%} = \left(\frac{V_{OUT} \times I_{OUT}}{V_{IN} \times I_{IN}} \right) \times 100$$

Maintaining high efficiency serves two purposes. It decreases power dissipation in the power supply, reducing the need for heat sinks and thermal design considerations and it decreases consumption of current for battery-powered applications. Reduced current draw from a battery increases the devices operating time, critical in hand held devices.

There are mainly two loss terms in switching converters: static losses and switching losses. Static losses are simply the power losses due to V_I or I^2R . For example, power is dissipated in the high-side switch during the on cycle. Power loss is equal to the high-side MOSFET $R_{DS(ON)}$ multiplied by the RMS Switch Current squared (I_{SW}^2). During the off cycle, the low-side N-Channel MOSFET conducts, also dissipating power. Similarly, the inductor's DCR and capacitor's ESR also contribute to the I^2R losses. Device operating current also reduces efficiency by the product of the quiescent (operating) current and the supply voltage. The current required to drive the gates on and in the frequency range from 800kHz to 4MHz and the switching transitions make up the switching losses.

Figure 2 shows an efficiency curve. The portion, from 0A to 0.2A, efficiency losses are dominated by quiescent current losses, gate drive and transition losses. In this case, lower supply voltages yield greater efficiency in that they require less current to drive the MOSFETs and have reduced input power consumption.




Figure 2. Efficiency Curve

The region, 0.2A to 2A, efficiency loss is dominated by MOSFET $R_{DS(ON)}$ and inductor DC losses. Higher input supply voltages will increase the gate-to-source voltage on the internal MOSFETs, reducing the internal $R_{DS(ON)}$. This improves efficiency by reducing DC losses in the device. All but the inductor losses are inherent to the device. In which case, inductor selection becomes increasingly critical in efficiency calculations. As the inductors are reduced in size, the DC resistance (DCR) can become quite significant. The DCR losses can be calculated as follows:

$$LPD = I_{OUT}^2 \times DCR$$

From that, the loss in efficiency due to inductor resistance can be calculated as follows:

$$\text{Efficiency \%} = \left[1 - \left(\frac{V_{OUT} \times I_{OUT}}{(V_{OUT} \times I_{OUT}) + LPD} \right) \right] \times 100$$

Efficiency loss due to DCR is minimal at light loads and gains significance as the load is increased. Inductor selection becomes a trade-off between efficiency and size in this case.

Alternatively, under lighter loads, the ripple current due to the inductance becomes a significant factor. When light load efficiencies become more critical, a larger inductor value may be desired. Larger inductances reduce the peak-to-peak inductor ripple current, which minimize losses. The following graph in Figure 3 illustrates the effects of inductance value at light load:




Figure 3. Efficiency vs. Inductance

Compensation

The MIC22200 has a combination of internal and external stability compensation to simplify the circuit for small, high efficiency designs. In such designs, voltage mode conversion is often the optimum solution. Voltage mode is achieved by creating an internal 1MHz ramp signal and using the output of the error amplifier to modulate the pulse width of the switch node, thereby maintaining output voltage regulation. With a typical gain bandwidth of 100 – 200kHz, the MIC22200 is capable of extremely fast transient responses.

The MIC22200 is designed to be stable with a typical application using a 1μH inductor and a 47μF ceramic (X5R) output capacitor. These values can be varied dependant upon the tradeoff between size, cost and efficiency, keeping the LC natural frequency

$\left(\frac{1}{2 \times \pi \times \sqrt{L \times C}}\right)$ ideally less than 26kHz to ensure stability can be achieved. The minimum recommended inductor value is 0.47μH and minimum recommended output capacitor value is 22μF. The tradeoff between changing these values is that with a larger inductor, there is a reduced peak-to-peak current which yields a greater efficiency at lighter loads. A larger output capacitor will improve transient response by providing a larger hold up reservoir of energy to the output.

The integration of one pole-zero pair within the control loop greatly simplifies compensation. The optimum values for C_{COMP} (in series with a 20k resistor) are shown in Table 2:

C→ L↓	22-47μF	47μF-100μF	100μF-470μF
0.47μH	0*-10pF	22pF	33pF
1μH	0†-15pF	15-22pF	33pF
2.2μH	15-33pF	33-47pF	100-220pF
* VOUT > 1.2V, † VOUT > 1V			

Table 2. Compensation Capacitor Selection

Note: For compensation values for various output voltages and inductor values refer to Table 4.

Feedback

The MIC22200 provides a feedback pin to adjust the output voltage to the desired level. This pin connects internally to an error amplifier. The error amplifier then compares the voltage at the feedback to the internal 0.7V reference voltage and adjusts the output voltage to maintain regulation.

The resistor divider network for a desired V_{OUT} is given by:

$$R2 = \frac{R1}{\left(\frac{V_{OUT}}{V_{REF}} - 1\right)}$$

where V_{REF} is 0.7V and V_{OUT} is the desired output voltage. A 10kΩ or lower resistor value from the output to the feedback is recommended since large feedback resistor values increase the impedance at the feedback pin, making the feedback node more susceptible to noise pick-up. A small capacitor (50pF – 100pF) across the lower resistor can reduce noise pick-up by providing a low impedance path to ground.

PWM Operation

The MIC22200 is a voltage-mode, pulse-width modulation (PWM) controller. By controlling the ratio of on-to-off time, or duty cycle, a regulated DC output voltage is achieved. As load or supply voltage changes, so does the duty cycle to maintain a constant output voltage. In cases where the input supply runs into a dropout condition, the MIC22200 will run at 100% duty cycle.

The MIC22200 provides constant switching from 800kHz to 4MHz with synchronous internal MOSFETs. The internal MOSFETs include a 180mΩ high-side P-Channel MOSFET from the input supply to the switch pin and a 100mΩ N-Channel MOSFET from the switch pin-to-ground. Since the low-side N-Channel MOSFET provides the current during the off cycle, a freewheeling Schottky diode from the switch node-to-ground is not required.

PWM control provides fixed-frequency operation. By maintaining a constant switching frequency, predictable fundamental and harmonic frequencies are achieved. Other methods of regulation, such as burst and skip modes, have frequency spectrums that change with load that can interfere with sensitive communication equipment.

Sequencing and Tracking

The MIC22200 provides additional pins to provide up/down sequencing and tracking capability for connecting multiple voltage regulators together.

EN/DLY Pin

The EN/DLY pin contains a trimmed, 1μA current source which can be used with a capacitor to implement a fixed desired delay in some sequenced power systems. The threshold level for power on is 1.24V with a hysteresis of 20mV.

DELAY Pin

The DELAY pin also has a 1µA trimmed current source and a 1µA current sink which acts with an external capacitor to delay the operation of the POR output. This can be used also in sequencing outputs in a sequenced system, but with the addition of a conditional delay between supplies; allowing a first up, last down power sequence.

After EN/DLY pin is driven high, V_{OUT} will start to rise (rate determined by RC capacitor). As the FB voltage goes above 90% of its nominal set voltage, DELAY pin begins to rise as the 1µA source charges the external capacitor. When the threshold of 1.24V is crossed, POR is asserted high and DELAY pin continues to charge to a voltage V_{DD}. When FB falls below 90% of nominal, POR is asserted low immediately. However, if EN/DLY pin is driven low, POR will fall immediately to the low state and DELAY pin will begin to fall as the external capacitor is discharged by the 1µA current sink. When the threshold of V_{DD} -1.24V is crossed, V_{OUT} will begin to fall at a rate determined by the RC capacitor. As the voltage change in both cases is 1.24V, both rising and falling delays are matched at $T_{POR} = \frac{1.24 \times C_{DELAY}}{1.10^{-6}}$.

RC Pin

The RC pin provides a trimmed 1µA current source/sink similar to the DELAY pin for accurate ramp up (soft start) and ramp down control. This allows the MIC22200 to be used in systems requiring voltage tracking or ratio-metric voltage tracking at startup.

There are two ways of using the RC pin:

- Externally driven from a voltage source
- Externally attached capacitor sets output ramp up/down rate

In the first case, driving RC with a voltage from 0V to V_{REF} will program the output voltage between 0 and 100% of the nominal set voltage.

In the second case, the external capacitor sets the ramp up and ramp down time of the output voltage. The time is given by $T_{RAMP} = \frac{0.7 \times C_{RC}}{1.10^{-6}}$ where T_{RAMP} is the time

from 0 to 100% nominal output voltage.

Sequencing and Tracking Examples

There are four distinct variations which are easily implemented using the MIC22200. The two sequencing variations are Windowed and Delayed. The two tracking variants are Normal and Ratio Metric. Figures 5 through 10 illustrate methods for connecting two MIC22200's to achieve these requirements.

Sequencing:




Figure 4. Sequencing MIC22200 Circuit




Figure 5. Window Sequencing Example




Figure 6. Delayed Sequencing Example

Normal Tracking:




Figure 7. Normal Tracking Circuit

Radio Metric Tracking:




Figure 9. Radio Metric Tracking Circuit




Figure 8. Normal Tracking Example




Figure 10. Radio Metric Tracking Example

An alternative method here shows an example of a V_{DDQ} and V_{TT} solution for a DDR memory power supply. Note that POR is taken from VO1 as POR2 will not go high. This is because POR is set high when $FB > 0.9 \cdot V_{REF}$. In this example, FB2 is regulated to $\frac{1}{2} \cdot V_{REF}$.




Figure 11. DDR Memory Tracking Circuit




Figure 12. DDR Memory Tracking Example

Current Limit

The MIC22200 is protected against overload in two stages. The first is to limit the current in the P-channel switch; the second is over temperature shutdown.

Current is limited by measuring the current through the high-side MOSFET during its power stroke and immediately switching off the driver when the preset limit is exceeded.

Figure 13 describes the operation of the current-limit circuit. Since the actual $R_{DS(on)}$ of the P-Channel MOSFET varies part-to-part, over temperature and with input voltage, simple IR voltage detection is not employed. Instead, a smaller copy of the Power MOSFET (Reference FET) is fed with a constant current which is a directly proportional to the factory set current limit. This sets the current limit as a current ratio and thus, is not dependant upon the $R_{DS(on)}$ value. Current limit is set to 5.5A nominal. Variations in the scale factor K between the Power PFET and the reference PFET used to generate the limit threshold account for a relatively small inaccuracy.




Figure 13. Current-Limit Detail

Thermal Considerations

The MIC22200 is packaged in the MLF[®] 3mm x 3mm, a package that has excellent thermal performance equalling that of the larger TSSOP packages. This maximizes heat transfer from the junction to the exposed pad (ePAD) which connects to the ground plane. The size of the ground plane attached to the exposed pad determines the overall thermal resistance from the junction to the ambient air surrounding the printed circuit board. The junction temperature for a given ambient temperature can be calculated using:

$$T_J = T_A + P_D \times R_{\theta JA}$$

where: P_D is the power dissipated within the MLF[®] package and is typically 0.8W at 2A for $V_{IN} = 5V$ and $V_{OUT} = 1.8V$ load. This has been calculated for a 1 μ H inductor and details can be found in Table 3.

$R\theta_{JA}$ is a combination of junction-to-case thermal resistance ($R\theta_{JC}$) and case-to-ambient thermal resistance ($R\theta_{CA}$), since thermal resistance of the solder connection from the ePAD to the PCB is negligible; $R\theta_{CA}$ is the thermal resistance of the ground plane to ambient, so $R\theta_{JA} = R\theta_{JC} + R\theta_{CA}$.

T_A is the Operating Ambient temperature.

Example:

To calculate the junction temperature for a 50°C ambient:

$$T_J = T_A + P_{DI} \cdot R\theta_{JA}$$

$$T_J = 50 + 0.8 \times 40$$

$$T_J = 82^\circ\text{C}$$

This is below the maximum of 125°C.

VOUT @2A	VIN 3V	VIN 3.5V	VIN 4V	VIN 4.5V	VIN 5V
1	0.86822	0.81512	0.7836	0.77014	0.76194
1.2	0.87796	0.8247	0.79362	0.77956	0.76842
1.8	0.93972	0.86722	0.82568	0.8095	0.80076
2.5	0.91848	0.90504	0.85466	0.83296	0.81846
3.3	—	—	0.8764	0.842	0.8326

Table 3. Power Dissipation (W) for 2A Output

VIN = 5V								
VOUT	L	COUT	C _{COMP}	R _{COMP}	C _{FF}	R _{FF}	C _{FB}	R _{FB}
1.1V	3.3µH	2 x 47µF	100pF	5k Ω	N.U.	4.7k Ω	100pF	8.2k Ω
1.3V	1.5µH	2 x 47µF	100pF	5k Ω	1nF	4.7k Ω	100pF	5.49k Ω
1.8V	2.2µH	2 x 47µF	100pF	5k Ω	1nF	4.7k Ω	100pF	3.0k Ω
4.2V	1.5µH	2 x 47µF	100pF	20k Ω	1nF	4.7k Ω	100pF	953 Ω

Table 4. Compensation Selection





Figure 14. Table 4 Schematic Reference

Design Example



MIC22200YML Evaluation Board Schematic

Bill of Materials

Item	Part Number	Manufacturer	Description	Qty.
C1	C2012X5R0J106K	TDK ⁽¹⁾	Capacitor, 10μF, 6.3V, X5R, Size 0805	1
	GRM2196R60J106K	Murata ⁽²⁾		
	08056D106KAT2A	AVX ⁽³⁾		
C2	C1608X5R0J105K	TDK ⁽¹⁾	Capacitor, 1μF, 6.3V, X5R, Size 0603	1
	GRM188R60J105KA01D	Murata ⁽²⁾		
	06036D105KAT2A	AVX ⁽³⁾		
C3, C7, C8	C1608C0G1H102J	TDK ⁽¹⁾	Capacitor, 1nF, 50V, NPO, Size 0603	3
	GRM1885C1H102JA01D	Murata ⁽²⁾		
	06035A102KAT2A	AVX ⁽³⁾		
C4	C1608X7R1H332K	TDK ⁽¹⁾	Capacitor, 3.3nF, 50V, X7R, Size 0603	1
	GRM188R71H332KA01D	Murata ⁽²⁾		
	06035C332KAT2A	AVX ⁽³⁾		
C5	C1608C0G1H470J	TDK ⁽¹⁾	Capacitor, 47pF, 50V, NPO, Size 0603	1
	GQM1885C1H470JB01D	Murata ⁽²⁾		
	06035A470JAT2A	AVX ⁽³⁾		
C6	C1608C0G1H221J	TDK ⁽¹⁾	Capacitor, 220pF, 50V, NPO, Size 0603	1
	GRM1885C1H221JA01D	Murata ⁽²⁾		
	06035A221JAT2A	AVX ⁽³⁾		

Notes:

1. TDK: www.tdk.com.
2. Murata: www.murata.com.
3. AVX: www.avx.com.
4. Vishay: www.vishay.com
5. Micrel, Inc.: www.micrel.com.


Bill of Materials (Continued)

Item	Part Number	Manufacturer	Description	Qty.
C9, C10	C3216X5R0J476M	TDK ⁽¹⁾	Capacitor, 47 μ F, 6.3V, X5R, Size 1206	2
	GRM31CR60J476ME19L	Murata ⁽²⁾		
	1206D476MAT2A	AVX ⁽³⁾		
C11	C1608C0G1H101J	TDK ⁽¹⁾	Capacitor, 100pF, 50V, NPO Size 0603	1
	GRM1885C1H101JA01D	Murata ⁽²⁾		
	06035A101JAT2A	AVX ⁽³⁾		
L1	IHLP1616BZER1R0M11	Vishay ⁽⁴⁾	Inductor , 1 μ H, 5A	1
R1	CRCW06031602FKEA	AVX ⁽³⁾	Resistor, 16K, 1%, Size 0603	1
R2, R3	CRCW06031002FKEA	AVX ⁽³⁾	Resistor, 10K, 1%, Size 0603	2
R4	CRCW060320K0FKEA	AVX ⁽³⁾	Resistor, 20K, 1%, Size 0603	1
R5	CRCW06032R20FKEA	AVX ⁽³⁾	Resistor, 2.2 Ω , 1%, Size 0603	1
R6	CRCW060349R9FKEA	AVX ⁽³⁾	Resistor, 49.9 Ω , 1%, Size 0603	1
U1	MIC22200YML	Micrel⁽⁵⁾	Integrated 2A Synchronous Buck Regulator	1


Notes:

1. TDK: www.tdk.com.
2. Murata: www.murata.com.
3. AVX: www.avx.com.
4. Vishay: www.vishay.com
5. **Micrel, Inc.:** www.micrel.com.

PCB Layout Recommendations




Top Silk



Top Layer


PCB Layout Recommendations (Continued)




Bottom Layer

Package Information


Pin #1 ID
By Marking



TOP VIEW



BOTTOM VIEW



SIDE VIEW

NOTE:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
 2. MAX. PACKAGE WARPAGE IS 0.05 mm.
 3. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.
 4. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.
- DIMENSION APPLIES TO METALIZED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25 mm FROM TERMINAL TIP.
 APPLIED ONLY FOR TERMINALS.
 APPLIED FOR EXPOSED PAD AND TERMINALS.


12-Pin MLF[®] (ML)

Recommended Land Pattern for 32-Pin 3mm x 3mm MLF®

LP # **MLF330-12LD-LP-1**

All units are in mm

Tolerance ± 0.05 if not noted



Red circle indicates Thermal Via. Size should be 300-350 μm in diameter, 1.00 mm pitch and should be connected to GND plane for maximum thermal performance.

Green rectangle (with shaded area) indicates Solder Stencil Opening on exposed pad area. Size should be 0.50x0.95 mm in size, 1.15 mm pitch.

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2008 Micrel, Incorporated.