


100 VOLT 20 AMP H-BRIDGE PWM MOTOR DRIVER/AMPLIFIER

4206


FEATURES:

- Replaces APEX SA01 PWM Amplifier
- · 100 Volt, 20 Amp Capability
- · Self-Contained Smart Lowside/Highside Drive Circuitry
- · Internal PWM Generation, Shoot-through Protection
- · Isolated Case Allows Direct Heatsinking
- Available Fully Screened To MIL-PRF-38534 Class H
- · Contact MSK for MIL-PRF-38534 Qualification Status



DESCRIPTION:

The MSK4206 is a complete H-Bridge microcircuit intended for use in DC brushed motor control applications or Class D switchmode amplification in severe operating conditions. All of the control circuitry, including an error amplifier, is internal to the device. A precision reference output is provided for use in offsetting the error amplifier. Fixed highside current limit is provided internally. Lowside current limit is user controlled with the use of an external resistor network. The design is packaged in a 10 pin bolt down power package.



TYPICAL APPLICATIONS

- MOTOR CONTROL
- REACTIVE LOADS
- PIEZO ELEMENTS

PIN-OUT INFORMATION

- 1 IN 6 A OUT 2 + IN 7 + VS
- 3 EA OUT 8 ISENSE 4 GND 9 B OUT
- 5 REF 10 SHDN/FILTER

ABSOLUTE MAXIMUM RATINGS

8)

+VS	High Voltage Supply	100V
lout	Continuous Output Current	20A
I PK	Peak Output Current	30A
Vout	Output Voltage Range	GND TO +Vs
VIN	Input Voltage, +IN and -IN	0V TO 12V
VL	Logic Input Voltage (SHDN/FILTER)	0V TO 10V

	Storage Temperature Range	65°C to +150°C
TLD	Lead Temperature Range	
	(10 Seconds)	300°C
Tc	Case Operating Temperature Range	
	MSK4206H	55°C to +125°C
	MSK4206	40°C to +85°C
TJ	Junction Temperature	+150°C
	Thermal Resistance	
	(Output FETS @ 125°C)	1.25°C/W
	(Output FETS @ 25°C)	
	, ,	

ELECTRICAL SPECIFICATIONS

Parameter	Test Conditions	Group A				MSK4206			Units
	- Took Golianions	Subgroup	Min.	Тур.	Max.	Min.	Тур.	Max.	Oille
OUTPUT CHARACTERISTICS		-		4.00			4.00		V
VDS(ON) Highside (6)	ID = 40A	2	-	1.60 2.4	2.0 3.0	-	1.60	2.2	V
VDS(ON) Highside (6)	ID = 10A	3	-	1.1	1.5	-			V
		1	-	0.75	1.0	-	0.75	1.2	V
VDS(ON) Lowside (6)	ID = 10A	2		1.1	1.5	 	- 0.73	-	V
120(011) 20110ld0		3	_	0.45	0.70	-	_		V
	ID = 20A	1	-	3.5	-	-	3.5	-	V
VDS(ON) Highside (2) (6)	ID = 15A	2	-	3.7	-	-	-	-	V
	ID = 20A	3	-	2.1	-	-	-	-	V
	ID = 20A	1	-	1.5	-	-	1.5	-	V
VDS(ON) Lowside ② ⑥		2	-	2.4		-	-	-	V
		3	-	0.90	-	-	-	-	V
	P-CHANNEL	1	-	110	125	-	110	125	mΩ
RDS(ON) each MOSFET ② ⑥ ⑦ ID = 10A		2	-	168 22	250 52	-	- 22	- 52	mΩ mΩ
ID = TOA	N-CHANNEL	2	-	<u>22</u> 78	95	-		- 52	mΩ
		1	-	0.02	25	-	0.02	25	μΑ
Leakage Current Highside	+VS = 80V	2		1.0	250		- 0.02	-	μΑ
		1		0.02	25	-	0.02	25	μΑ
Leakage Current Lowside	A/B out = 80V	2	-	1.0	250	-	-	-	μA
OUTPUT FREQUENCY and DUTY CY	/CLE	 							First
Switching Frequency		4	35	42	49	32	42	52	KHz
<u> </u>	EA OUT = 5V	4	40	50	60	40	50	60	%
Duty Cycle	EA OUT = 8V, Output A = 100%, Output B = 0%	7	-	Verify	-	-	Verify	-	P/F
	EA OUT = 2V, Output A = 0%, Output B = 100%	7	-	Verify	-	-	Verify	-	P/F
SUPPLY CURRENT CHARACTERIST	TICS								
+VS ②		1, 2, 3	16	50	100	16	50	100	V
+VS Current	IREF = $5mA$, RL = $10K\Omega$ SHDN/FILTER = $<180mV$	1	-	60	93	-	60	93	mA
+VS Current	IREF = $5mA$, RL = $10K\Omega$ SHDN/FILTER = $<180mV$	1	-	20	25	-	-	25	mA
REFERENCE									
Output Voltage	IOUT = 5mA	1	7.46	7.50	7.54	7.42	7.50	7.58	V
1 0		2, 3	7.42	-	7.58	-	-		V
Load Regulation		-	-	20 1	-	-	20 1	-	PPM/mA PPM/V
Line Regulation Error Amp		+ -	-			-	<u> </u>		PPIVI/V
•		1	-10		+10	-15		+15	mV
Offset Voltage		2, 3	-15		+15	-10		-	mV
		1	-10	0.5	5	-	0.5	8	μA
Input Bias Current		2, 3	-	0.7	13	-	-	-	μΑ
Officet Current		1	-	0.01	1	-	0.01	2	μA
Offset Current		2, 3	-	0.01	8	-	-	-	μA
Common Mode Voltage range (2)			2	-	8	2	0.01	8	V
Common Mode Rejection, DC (2)			75			75			dB
Slew Rate			-	15		-	15	_	V/µS
Open loop gain ②			75	- 13		75	- 10		dB
Gain Bandwidth Product			-	2		-	-		MHz
SHDN/FILTER		-	-		-	-		-	IVITZ
Trip Point		1	180	200	220	170	200	230	mV
Input Current		1	-	0.8	10	-	0.8	10	μA
pac carrone		<u>'</u>		0.0	- 10		0.0	- 10	μ, ,

NOTES:

- 1 +VS = 28V, I SENSE = Ground, SHDN/FILTER = 0V unless otherwise specified.
- ② Guaranteed by design but not tested. Typical parameters are representative of actual device performance but are for reference only.
- 3 Class H devices are 100% tested to subgroups 1, 2, 3, 4 and 7. Subgroup 5 and 6 testing available upon request.
- 4 Subgroup 1, 4, 7 TA = +25°C
 - 2, 5 TA = +125°C
 - 3, 6 TA = -55°C
- (5) Industrial grade devices shall be 100% tested at 25°C only.
- 6 Tested with a low duty cycle pulse to minimize junction heating.
- The typical internal reading is for the die only. This should be used for thermal calculations only.
- 8 Continuous operation at or above absolute maximum ratings may adversly effect the device performance and/or life cycle.
- 9 Internal solder reflow temperature is 180°C, do not exceed.

APPLICATION NOTES

MSK4206 PIN DESCRIPTION

- **+VS** Is the voltage supply for powering internal logic and drivers as well as H-bridge supply pin. The MOSFETS obtain the drive current from this supply pin. The MOSFETs are rated at 100 volts. Proper bypassing to GND with sufficient capacitance to suppress any voltage transients, and ensure removal of any drooping during switching, should be done as close to the pin on the hybrid as possible.
- AOUT Is the output pin for one half of the bridge. As EA OUT goes more positive the duty cycles increases at this output.
- **BOUT** Is the output pin for one half of the bridge. As EA OUT goes more positive the duty cycles decreases at this output.
- **ISENSE** Is the connection for the bottom of the half bridge. This can have a sense resistor connection to the +Vs return ground for current limit sensing, or can be connected directly to ground. The maximum voltage on this pin is ±5V with respect to GND.
- GND Is the return connection for +VS.
- **+IN** Is the non-inverting input to the internal error amplifier. This pin requires a level between 2 and 8V for proper operation.
- -IN Is the inverting input to the internal error amplifier.
- **EA OUT** Is the output of the internal error amplifier. The error amplifier output is connected internally to the PWM. An error amp output voltage higher than 5V will produce greater than 50% duty cycle pulses out of A OUT. An error amp voltage lower than 5V will produce greater than 50% duty cycle pulses out of B OUT.
- REF Is the output of the internal precision reference. The internal reference will provide 7.5V with load current up to 5mA.


SHDN/FILTER - Is the connection for disabling all 4 output switches. SHUTDOWN high overrides all other inputs. When taken low, everything functions normally. This pin should be grounded if not used.

APPLICATION NOTES CONT'D

CURRENT LIMIT

The current limit function sets the peak limit on current flow in pin 8. This circuit can trip at anytime during the conduction period and will hold the output transistors off for the remainder of that conduction period. It is recommended that RLIMIT resistor be non-inductive. Load current flows in the ISENSE pin. To avoid errors due to lead length connect the SHDN/FILTER pin directly to the RLIMIT resistor (through the filter network and shutdown divider resistor) and connect the RLIMIT resistor directly to the +VS return. Switching noise spikes will invariably be found at the ISENSE pin. The noise spikes could trip the current limit threshold which is only 200mV. RFILTER and CFILTER should be adjusted so as to reduce the switching noise well below 200mV to prevent false current limiting. The sum of the DC level plus the noise peak will determine the current limiting value. As in most switching circuits it may be difficult to determine the true noise amplitude without careful attention to grounding of the oscilloscope probe. Use the shortest possible ground lead for the probe and connect exactly at the GND pin of the amplifier. Suggested starting values are CFILTER=0.01µF, RFILTER=5K. The required value of RLIMIT in voltage mode may be calculated by:

RLIMIT=0.2V/ILIMIT where RLIMIT is the required resistor value and ILIMIT is the maximum desired current. If RSHDN is used it will further divide down the sense voltage. The shutdown divider network will also have an effect on the filtering circuit.



FIGURE


ERROR AMPLIFIER

The internal amplifier can be used to integrate the difference between command signals and feedback signals. For highest loop accurancy it is best to configure the error amplifier as an integrator. Poles and zeros must be selected to provide circuit stability while maximizing system respones. Specific component values will vary from system to system. The 7.5V reference output can be used to bias the non-inverting input of the error amplifier to the middle of its 2 to 8V common mode voltage range. (See typical application circuit).

PROTECTION CIRCUITS


In addition to the externally programmable current limit there is also a fixed internal current limit which senses only the highside current. The DC trip level is approximately 35A. Should either of the outputs be shorted to ground the highside current limit will latch off the output transistors. It will be necessary to remove the fault condition and recycle power to +VS to restart the circuit.


TYPICAL APPLICATION CIRCUIT





MOTOR DRIVER WITH TACH FEEDBACK


PERFORMANCE CURVES

















MECHANICAL SPECIFICATIONS



ORDERING INFORMATION



The above example is a Military grade class H hybrid.



REVISION HISTORY

REV	STATUS	DATE	DESCRIPTION
В	Released	10/14	Format update, add internal note and clarify mechanical specifications.
С	Released	05/17	Package update

MSK www.anaren.com/MSK